

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants

Vito Fabbrizio et al.

Application No.

10/631,323

Filed

July 31, 2003

For

LOW-VOLTAGE, VERY-LOW-POWER CONDUCTANCE MODE

NEURON

Art Unit

2122

Docket No.

03-I-712 (850063.603RI)

Date

: May 19, 2005

Mail Stop Missing Parts Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents:

In accordance with 37 CFR 1.56 and 1.97 through 1.98, applicants wish to make known to the U.S. Patent and Trademark Office the references set forth on the attached Form PTO-1449. Copies of the cited U.S. patents and published patent applications are not required and accordingly have not been provided. Copies of all other cited references are enclosed. As to any reference supplied, applicants do not admit that it is "prior art" under 35 U.S.C. §§ 102 or 103, and specifically reserve the right to traverse or antedate any such reference, as by a showing under 37 C.F.R. § 1.131 or other method. Although the aforesaid references are made known to the Patent and Trademark Office in compliance with applicants' duty to disclose all information they are aware of which is believed relevant to the examination of the above-identified application, applicants believe that their invention is patentable.

Please acknowledge receipt of this Information Disclosure Statement and kindly make the cited references of record in the above-identified application.

Applicants believe this Information Disclosure Statement has been timely filed, however, the Commissioner is authorized to charge any fee due by way of this Information Disclosure Statement to our Deposit Account No. 19-1090.

Respectfully submitted,
Seed Intellectual Property Law Group PLLC

E. Russell Tarleton
Registration No. 31,800

Enclosures:

Form PTO-1449 Cited References (29)

701 Fifth Avenue, Suite 6300 Seattle, Washington 98104-7092 Phone: (206) 622-4900

Fax: (206) 682-6031

 $D: \label{local-condition} D: \label{local-con$

Sheet 1 of 5

			311CCC 1 CT 1
FORM PTO-NA9	U.S. DEPARTMENT OF COMMERCE	ATTY. DOCKET NO.	APPLICATION NO.
(REV/1-80)	PATENT AND TRADEMARK OFFICE	03-I-712 (850063.603RI)	10/631,323
التي فلالة م		APPLICANTS	
<u> </u>	DISCLOSURE STATEMENT	Vito Fabbrizio et al.	
MIL. See severa	al sheets if necessary)	FILING DATE	GROUP ART UNIT
Car. new		July 31, 2003	2122
SNIATRE			

T1 0		 T 0 01	
	13 A 1	 1 2 6 7 6 . 1	IMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	AA	4,956,564	09/11/90	Holler et al.	307	201	
	AB	4,961,002	10/02/90	Tam et al.	307	201	
	AC	4,988,891	01/29/91	Mashiko	307	201	
	AD	5,004,932	04/02/91	Nejime	307	201	
	AE	5,021,693	06/04/91	Shima	307	494	
	AF	5,021,988	06/04/91	Mashiko	364	807	
	AG	5,053,638	10/01/91	Furutani et al.	307	201	
	AH	5,056,037	10/08/91	Eberhardt	364	513	
	ΑI	5,101,361	03/31/92	Eberhardt	395	24	
	AJ	5,146,602	09/08/92	Holler et al.	395	23	
	AK	5,150,450	09/22/92	Swenson et al.	395	23	
	AL	5,155,377	10/13/92	Castro	307	201	

FOREIGN PATENT DOCUMENTS

						ř
	DOCUMENT NUMBER	DATE	COUNTRY	TRANSLATION		į
 	DOCUMENT NUMBER	DATE	COONTRI	YES	NO	ı
AM	0 349 007 B1	12/20/95	EP			

OTHER PRIOR ART (Including Author Title Date Pertinent Pages Ftc.)

	OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)
AN	Benson, R. et al., "UV-Activated Conductances Allow for Multiple Time Scale Learning," <i>IEEE Trans. on Neural Networks</i> 4(3):434-440, May 1993.
AO	Boser, B. et al., "An Analog Neural Network Processor with Programmable Topology," <i>IEEE J. of Solid State Circuits 26</i> (12):2017-2025, December 1991.
АР	Chandraksan, A. et al., "Low-Power CMOS Digital Design," <i>IEEE J. of Solid-State Circuits</i> 27(4):473-484, April 1992.
AQ	Cosatto, E. et al., "NET31K High Speed Image understanding System," in <i>Proc. Fourth Intl. Conf. on Microelectronics for Neural Networks and Fuzzy Systems</i> , IEEE Computer Society Press, Los Alamitos, CA, 1994, pp. 413-421

EXAMINER DATE CONSIDERED

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

								APPLICATION NO. 10/631,323 GROUP ART UNIT 2122				
					U.S.	PATENT I	DOCUMENTS		-			
*EXAMINER INITIAL		DO	CUMENT NUMBER		DATE		NAME	CLA	ss	SUBCLASS		DATE OPRIATE
	ВА	5,1	155,802	1	0/13/92	Mueller et	al.	395		24		
	ВВ	5,1	187,680	0	2/16/93	Engeler		364		807		
	вс	5,2	202,956	0	4/13/93	Mashiko		395	_	24		
	BD	5,2	248,956	0	9/28/93	Himes et a	al.	338		334		
	BE	5,2	256,911	1	0/26/93	Holler et a	ıl.	307		201		
	BF	5,2	258,657	1	1/02/93	Shibata et	al.	307		201		
	BG	5,268,320 5,274,746			2/07/93	Holler et a	ıl.	437 395		43		
	вн				2/28/93	Mashiko				27		
	BI	5,2	298,796	0	3/29/94	Tawel		307		201		
	ВЈ	5,2	299,286			Imondi et al.		395		27		
	вк	5,3	305,250			Salam et a	al. 364			807		
	BL	5,3	336,937	0	8/09/94	Sridhar at	el.	307		201		
					FOREI	GN PATEN	T DOCUMENTS					
	-	Ţ 1	DOCUMENT NUMBER	t .	DATE COUNTRY				TRANSI	LATION NO		
	ВМ		·									
· •		•	OTHE	R	PRIOR A	RT (Including	Author, Title, Date, Pertinent Pa	es. Etc.)			
	BN						r CMOS-Instrumentati			ier," <i>IEEE</i>	J. of S	olid-
			State Circuit	s 2	<i>0</i> (3):805-	807, June 1	985.					
	во						w Voltage Conductano	ce-Mo	de C	MOS Ana	log Ne	uron,
				in Proc. of MicroNeuro '96, pp. 111-115, February 1996. Graf, H. et al., "A CMOS Associative Memory chip," in Proc. IEEE First Intl. Conf. neural								
	BP		Newtworks, M. Caudill and C. Butler (ed.), SOS Printing, San Diego, CA 1987, pp. III-461									
			– III-468.									
	BQ		Graf, H. et al February 199		'A Reconf	ngurable Cl	MOS Neural Network,	" IEE.	E ISS	SCC, pp. 1	44-145	,
EXAMINE	R			- •			DATE CONSIDERED					
* EXAMINE							nformance with MPEP 609. Draw with next communication to appli		ough c	itation if not in		

									Sheet _	<u>5</u> of <u>5</u>
FORM PTO-1449 (REV.7-80)	9	_		DEPARTMENT OF ENT AND TRADE		ATTY. DOCKET NO. APPLICATION NO. 03-I-712 (850063.603RI) 10/631,323				
						APPLICANTS				
	IN		1ATION DISCLOSURE Use several sheets if nec			Vito Fabbrizio et al. FILING DATE GROUP ART UNIT				
						July 31, 2003		2122		
				U.S.	PATENT I	DOCUMENTS				
*EXAMINER INITIAL	_	DO	CUMENT NUMBER	DATE		NAME	CLAS	SS SUBCLASS	FILING DATE IF APPROPRIATE	
	CA	5,3	343,555	08/30/94	Yayla et a	1.	395	24		
	СВ	5,3	396,581	03/07/95	Mashiko		395	24		
	сс	5,4	122,982	06/06/95	Pernisz		395	24		
	CD	5,2	144,821	08/22/95	Li et al.		395	24		
	CE	5,4	175,794	12/12/95	Mashiko		395	24		
	CF	5,5	509,105	04/16/96	Roenker e	t al.	395	24		
	CG	5,6	515,305	03/25/97	Nunally		395	24		
	СН	5,7	704,014	12/30/97	Marotta et	t al.	395	24		
	CI	6,0	032,040	02/29/00	Fabbrizio	Fabbrizio et al.		15		
				FOREI	GN PATEN	T DOCUMENTS				
			DOCUMENT NUMBER	DATE		COUNTRY			TRANS	LATION NO
 :	C1								1 23	NO
		1	ОТНЕ	R PRIOR A	RT (Including	Author, Title, Date, Pertinent Pag	ges Etc.)			
			l	•		omicron Mismatch Mo			egian ,	, in
	CK		Proc. of the C				uei io	Fractical IC Di	csign,	111
	CL					ainable Artificial Neur	al Net	work (ETANN	J)with	10240
			'Floating Gat	e' Synapses	," in <i>Proc</i>	IJCNN, pp. 2.191-2.19	6, Jun	e 1989.		
	СМ		Hollis, P. et a	l., "Artificia	al Neural N	etworks Using MOS A	nalog	Multipliers," I	EEE J	. of
			Solid-State C	ircuits 25(3)):849-855, .	June 1990.				
	CN			-		rement and Its Applicat			age Co	ding,"
						<i>DM-29</i> (12):1799-1808,				
	со		, •		•	VLSI-Implementation				
			_			d Visual Quality Contr		-		-
			-	_	^J eural Netw	orks and Fuzzy System	s, Tur	in, Italy, Septe	mber 2	:6-28,
<u>.</u>			1994, pp. 354					·		
	СР		-	-	•	allel Handwritten Chara		ecognition Ba	sed on	the
EVAMINIT	D		Distance Tran	nstorm," Pa	ttern Recog	nition 28(3):293-301,	1995.			
EXAMINE	N					DATE CONSIDERED				
* EXAMINI						nformance with MPEP 609. Draw with next communication to applie		ough citation if not in		
			F-12 -0. TUNO			при	··· · · · · · · · · · · · · · · · · ·			

)						ATTY. DOCKET NO. APPLICATION NO. 03-I-712 (850063.603RI) 10/631,323						
						APPLICANTS Vito Fabbrizio et al						
IN						VITO FADDIZIO ET AL. FILING DATE GROUP ART UNIT						
						July 31, 2003		212	2			
U.S. PATENT DOCUMENTS												
	DO	CUMENT NUMBER		DATE		NAME	CLA	SS	SUBCLASS	FILING IF APPRO		
DA												
				FOREI	GN PATEN	T DOCUMENTS				•	·-	
	,	DOCUMENT NUMBER		DATE		COUNTRY				TRANSI	ATION	
- DD	+			<u> </u>						1 53	NO	
DB	<u></u>											
						····						
DC		1		•		•		_	ment For	Neural		
		 									·	
DD				-		•		•	•		_	
		Ĭ		_	-	•						
DE												
DF		•		•	is recinion	ogies for Sificon Madic	ory iv	ouci	3, 1DDD 11	11010		
DG	-				oating-Gate	e Synapses for General	-Purp	ose V	VLSI Neur	al		
		Computation	," <i>I</i>	EEE. Tro	ins. on Circ	cuits and Systems 38(6)	:654-	658,	June 1991	<u> </u>		
DH		Mizugaki, Y	et a	al., "Imp	lementation	n of New Superconduct	ing N	leura	l Circuits 1	ısing		
			ЛD	s," <i>IEEE</i>	Transcrip	tions on Applied Super	condi	ctivi	ty 4(1):1-8	, Marc	h	
										~		
DI		•	•			· ·						
							z, J.S.	Den	ker (ea.), F	amer. 1	nst. or	
							lotyvo	-le ''	IFFF I So	lid Sta	to.	
DJ		,	•	•		gurable VLSI Neurai N	ietwo.	IK, 1	EEE J. SO	uu-siu	ie	
DV						OS Linear Transcondu	ctor/S	Sauar	e-Law Fur	nction		
DK												
DL		Sin, C-K. et a	ıl., '	'EEPRO	M as an Ar	nalog Storage Device, v	vith P	artic	ular Appli	cations	in	
	·	Neural Netwo	orks	," IEEE	Trans. on I		:1410	-141	9, June 19	92		
R						DATE CONSIDERED					!	
								rough c	itation if not in			
	DA DB DC DD DF DG DH DI DI CR CR	DC DD D	DOCUMENT NUMBER DA DOCUMENT NUMBER DA DOCUMENT NUMBER DA DOCUMENT NUMBER DA OTHE DC Kramer, A. e	DOCUMENT NUMBER DA DOCUMENT NUMBER DA DOCUMENT NUMBER DB OTHER P COMPANDE POWER DESIGN, A EEPROM-Based Power Design, A Lazzaro, J. et al., Implementations Lazzaro, J. et al., 14(3):7-15, June DG Lee, B. et al., "A Computation," In Mizugaki, Y. et a Coupled SQUID 1994. DI Sage, J. et al., "A Coupled SQUID 1994. DI Sage, J. et al., "A Coupled SQUID 1994. DI Sage, J. et al., "A Coupled SQUID 1994. DI Sage, J. et al., "A Coupled SQUID 1994. DI Sage, J. et al., "A Coupled SQUID 1994. DI Sage, J. et al., "A Circuits 27(1):67 DK Seevinck, E. et a Circuit," IEEE J. DL Sin, C-K. et al., 'N Neural Networks CR	INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary) U.S. DOCUMENT NUMBER DATE DA DOCUMENT NUMBER DATE DB OTHER PRIOR A DC Kramer, A. et al., "EEPR Networks," IEDM Tech. DD Kramer, A. et al., "Ultra-EEPROM-Based Program Power Design, Assoc. for Implementations of Neurolation (Page 14):7-15, June 1994. DG Lee, B. et al., "Analog Fl Computation," IEEE. Transplementation," IEEE. Transp	U.S. PATENT I U.S. PATENT I U.S. PATENT I DOCUMENT NUMBER DATE NET PRIOR ART (Including Including In	INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary) NECESTATE STATEMENT Vito Fabbrizio et al. FILING DATE July 31, 2003	PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary) U.S. PATENT DOCUMENTS U.S. PATENT DOCUMENTS DOCUMENT NUMBER DATE NAME CLA	INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary) U.S. PATENT DOCUMENTS U.S. PATENT DOCUMENTS DOCUMENT NUMBER DATE NAME CLASS	PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT (Ube several sheets if necessary) DOCUMENT NUMBER DATE SUBCLASS	PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT (The several disens if mecessary) VIO Fabbrizio et al. FILING DATE JULY 31, 2003 2122	

D:\NrPortbl\iManage\JASONA\406758_1.DOC

Date: May 19, 2005

FORM PTO-1449 (REV.7-80)	,		DEPARTMENT OF NT AND TRADEM		ATTY. DOCKET NO. APPLICATION NO. 03-I-712 (850063.603RI) 10/631,323						
					APPLICANTS						
	IN	FORMATION DISCLOSURE S			Vito Fabbrizio et al.						
		(Use several sheets if neces	isary)		FILING DATE			UP ART UNIT			
 -			 		July 31, 2003		212	2			
	r ₁		U.S.	PATENT	DOCUMENTS						
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	CLA	SS	SUBCLASS		DATE OPRIATE	
	EA										
	ЕВ										
	EC										
	ED										
	EE										
	EF							-			
	EG						_				
-	·		FOREI	GN PATE	NT DOCUMENTS						
		DOCUMENT NUMBER	-1						TRANS	LATION	
		DOCUMENT NUMBER	DATE		COUNTRY				YES	NO	
	ЕН										
	EI										
	E										
		ОТНЕ	R PRIOR A	RT (Including	Author, Title, Date, Pertinent Pa	ges, Etc.)				
	EK				Devices, 2 ed., Wiley, 19			3,			
		Tomasini S e	-tal "R/W	Adaptive	Image Grabber with Ar	าลไกต	Moti	on Vector	Fetima	ator at	
	EL	· · · · · · · · · · · · · · · · · · ·	-	-	pers, pp. 94-95, 425, 19	. •		011 7 00.01	D	1101	
					Neuron Circuit based o		oss-	Coupled C	urrent		
	EM	· ·	-		s. on Fundamentals of			-			
	.	Computer Scie	•		•			-,			
					fiable Nonvolatile Syna	noses	for N	leural Netv	vorks,	' IEEE	
	EN	 	•	•	tems 2:1213-1216, Ma	•			•		
EXAMINE	R				DATE CONSIDERED	<u>y</u>					
		/Joseph Hirl/ (03/04/	/2009)		·						
* EXAMINE					informance with MPEP 609. Draw		ough c	itation if not in			

D:\NrPortbI\iManage\JASONA\406758_1.DOC

Date: May 19, 2005